

Visualized Dielectric Screening Enhanced Hole-Mobility in 2D PtSe₂ for Wireless Communication

Zhehan Wang, Yanling Wu, Chengdong Zhao, Xu Jing, Xuyan Zhang, Mingyi Du, Guangkai Xiong, Junyuan Hu, Yuxi Ji, Tao Xu, Yonghao Jia, Weisheng Li, Weibing Lu, Litao Sun, Yichen Liu,* and Li Tao*

2D transition metal dichalcogenides (TMDs) are promising candidates for CMOS technology in the post-Moore era, whereas there is a lack of research on p-TMDs involved in multifunctional integrated circuits toward ultrathin flexibility, high switching speed, and high frequency communication. The key challenge lies in overcoming the carrier mobility limitations imposed by material quality and metal-semiconductor-insulator interfaces. Herein, high-quality 2D PtSe₂ enabled transistors with a high hole-mobility (36.5 cm²V⁻¹s⁻¹) are demonstrated via low-thermal-budget synthesis and atomic engineering at the semiconductor-dielectric interface. By systematic screening the dielectric constant (κ), the optimal κ -value range for enhancing hole-dominated transport in synthesized PtSe₂ is identified. Balancing Coulomb Impurity (CI) scattering and Surface Optical (SO) phonon scattering, the effect-field mobility of 2D PtSe₂ on Al₂O₃ dielectric is enhanced by 210% and 400% compared to the devices on HfO₂ and SiO₂, respectively. Importantly, atomic-resolution electron energy loss spectroscopy (EELS) further visualizes depth-dependent, distinct domains of two scatterings at the PtSe₂-Al₂O₃ interface to reveal mechanisms of mobility enhancement. And the competitive interplay between two scatterings in transport properties is observed ≈ 100 K. Consequently, self-aligned PtSe₂ transistors operating ≈ 0.3 GHz are realized, paving an essential path for future high-data-rate communication systems.

potential for applications in 2D integrated circuits.^[1–3] n-MoS₂-based electronics featured with excellent ballistic transport,^[4,5] ultralow contact resistance^[6,7] and heterojunction compatibility^[8,9] facilitate multifunctional integration, promoting the development of radio frequency (RF) communication in high-speed, low power consumption, and integration compatibility.^[10–12] However, the p-type counterparts still face challenges in wafer-scale monocrystalline synthesis and device optimization^[13–15] (metal-semiconductor-insulator interface), which have left a critical bottleneck for 2D p-channel metal-oxide-semiconductor (PMOS) and analog devices to meet the target roadmap.^[16,17] Therefore, the development of high-mobility p-type transistors coupled with optimized transport scattering constitutes a cornerstone for enabling next-generation COMS technology^[2,15,18,19] and RF-based Internet of Things (IoT),^[20,21] point-of-care healthcare electronics^[22] and other applications. 2D PtSe₂ has shown competitive potential applications in 2D multifunctional circuits,^[23] such as various logic

devices,^[24] ultrasensitive sensing,^[25] infrared photodetection^[26,27] and superior catalysis.^[28,29] It not only exhibits exceptional theoretical mobility (>2000 cm²V⁻¹s⁻¹),^[30,31]

1. Introduction

2D transition metal dichalcogenides (TMDs), determined with atomic thickness and tunable electronic properties, hold

Z. Wang, Y. Wu, C. Zhao, X. Jing, X. Zhang, Y. Ji, Y. Liu, L. Tao
School of Materials Science and Engineering
Southeast University
Nanjing 211189, China
E-mail: yc.liu@seu.edu.cn; tao@seu.edu.cn

M. Du, G. Xiong, W. Li
School of Electronic Science and Engineering
Nanjing University
Nanjing 210093, China

J. Hu, Y. Jia, W. Lu
School of Information Science and Engineering
Southeast University
Nanjing 211189, China

 The ORCID identification number(s) for the author(s) of this article can be found under <https://doi.org/10.1002/adfm.202521476>

DOI: 10.1002/adfm.202521476

T. Xu, L. Sun, L. Tao
Southeast University
Nanjing 211189, China

T. Xu, L. Sun
SEU-FEI Nano-Pico Center
Key Lab of MEMS of Ministry of Education
Southeast University
Nanjing 211189, China

Y. Jia, W. Lu, L. Tao
Center of Wearable RF Technology
Southeast University
215163, China

W. Li
School of Integrated Circuits
Nanjing University
Suzhou 215163, China

but also features excellent bandgap tunability (semiconductor to semimetal)^[26,32,33] and long-term stability,^[34] enabling multifunctional electronics to be applied in future 5G/6G communication (Table S1, Supporting Information). Within the back-end-of-line (BEOL)-compatible synthesis paradigm, thermal-assisted conversion (TAC) enables an ultralow temperature (< 400 °C) growth of wafer-scale p-PtSe₂ directly on target substrates,^[35,36] which realizes lower thermal budget and transfer-free compared to other 2D materials synthesis in CVD process (Table S1, Supporting Information).^[15,37] Although approaches have been induced to improve the channel crystallinity^[35] and metal-PtSe₂ contact,^[38,39] the field-effect mobility (μ_{FE}) of existing TAC p-PtSe₂ remains below 10 cm²V⁻¹s⁻¹,^[40,41] which still falls short of the monocrystalline nanosheets of 66 cm²V⁻¹s⁻¹.^[34,42] The compromised performance arises from insufficiently engineered interfaces in field-effect transistors (FETs), which fundamentally limit efficient hole transport.

High- κ dielectrics have been proven to optimize the electron mobility, subthreshold swing (SS), and leakage current of n-MoS₂-FETs.^[43–45] The stronger carrier screening effect induced by high- κ dielectrics can weaken the Coulomb impurities (CI) scattering in electron transport,^[46,47] and the thinner equivalent oxide thickness (EOT) reduces the threshold voltage (V_{th}) and power consumption of the device.^[48,49] The unique semiconductor-to-semimetal transition in 2D PtSe₂ results in a higher intrinsic carrier density than that of conventional TMDs (such as MoS₂ and WS₂), thereby rendering previous high- κ dielectric strategies ineffective for suppressing interface scattering. This inherent limitation underscores the necessity of developing advanced gate dielectric interface engineering approaches specifically tailored for p-PtSe₂. Furthermore, in the dual-gated RF FETs, the hole transport in the dielectric-PtSe₂-dielectric sandwich interface has a more significant impact on the transconductance of the device. Besides, the κ -value of the dielectrics also affects the parasitic capacitance in the source/drain-gate overlap region in RF FETs, which is also an essential factor for high-frequency communication. An appropriate κ -value interval is preferred to ensure low parasitic capacitance while enabling effective screening of scattering. Therefore, improved intrinsic mobility and optimized PtSe₂-dielectric interface mentioned above promise the high mobility PtSe₂ RF transistors operating at the GHz regime.

In this work, we realized high hole-mobility PtSe₂ FETs for high-frequency communication enabled by efficient dielectric screening. We demonstrated the suitable Al₂O₃ gate-dielectric for hole-dominant transport in 2D PtSe₂, which can trade off the surface optical (SO) phonon scattering and CI scattering (visualized by the EELS analysis) to achieve high mobility in RF transistors. Besides, the temperature-dependent behavior and function dimensions of the two scatterings were further elucidated through cryogenic DC test and carrier holography. With the precise engineering of the dielectric-semiconductor interfaces, we achieved an exceptional mobility up to 36.5 cm²V⁻¹s⁻¹ of TAC PtSe₂, which matched the mobility benchmark of CVD-prepared monocrystalline counterparts. The state-of-the-art PtSe₂-RF transistors were architected with a record high extrinsic cut-off frequency f_{T} of 0.1 GHz and maximum oscillation frequency f_{max} of 0.3 GHz, which broadened the potential of TAC-TMDs-based semiconductors for future high-frequency circuits.

2. Results and Discussion

2.1. Wafer-Scale High-Quality 2D PtSe₂ Synthesis and Characterization

We improved the quality of TAC PtSe₂ via in-situ heating for Pt seed deposition (Figure S1, Supporting Information). 2D PtSe₂ was grown on SiO₂/Si wafers with low-thermal-budget (below 400 °C), which was compatible with Back-end of Line (BEOL) process (Figure 1a). Using this approach, we have achieved highly reproducible synthesis of PtSe₂ on 2-inch SiO₂/Si wafers (Figure 1b). We also optimized the deposition temperature of the Pt seed layer to further improve the PtSe₂ crystallinity. It demonstrated $\approx 400\%$ enhancement in 2D conductivity ($\sigma_{2\text{D}}$) of synthesized PtSe₂ at 200 °C in situ heating beyond room temperature deposition (Figure 1c). The $\sigma_{2\text{D}}$ could be calculated as $\sigma_{2\text{D}} = (I_{\text{ds}}/\Delta V) \times (L/W)$, where I_{ds} is the source-drain current, ΔV is the voltage drop, and L/W is the length/width ratio of the channel. Favorable in-situ heating provided Pt atoms with more nucleation energy to form a flatter seed layer on the substrate surface, improving the mobility of the material after selenization, which was also verified by the decrease in Root Mean Square roughness (R_q) of the layers. The statistical R_q values were extracted from the 5 $\mu\text{m} \times 5 \mu\text{m}$ area as shown in Figure S2 (Supporting Information). However, when the temperature exceeded 250 °C, excessive energy induced the seed layer to preferentially grow vertically into a Pt island. It resulted in a sharp increase in R_q and consequent significant degradation in the $\sigma_{2\text{D}}$ of the PtSe₂, verified by the high-resolution SEM images (Figure S3, Supporting Information). The largest grain size of the PtSe₂ grown from 200 °C seed layer was also verified by low-resolution TEM (Figure S4, Supporting Information). The costs and productivity were also essential for the industrial applications of TMDs. We have quantified the merits in five dimensions as scalability, repeatability, rate, quality, and costs for layered PtSe₂ preparation (Figure 1d), which were estimated from the data in the literature and our previous studies. Although the quality of the TAC method can be further improved, it is superior to other methods in terms of high yield and low costs.

The uniform high-quality 2D PtSe₂ with controllable thickness were synthesized via the above strategy, which was characterized by atomic force microscopy (AFM) (Figure S5, Supporting Information). The statistical thickness of as-grown PtSe₂ was demonstrated in Figure S6 (Supporting Information). Besides, the systematic analysis of the thickness distribution and the uniformity across the entire PtSe₂ wafers was further investigated in Figure S7 (Supporting Information). PtSe₂ samples with different thicknesses showed two sharp peaks in Raman analysis, which matched well with previous reports of high-quality PtSe₂. With the thickness decreased, the in-plane vibration was dominant, as evidenced by an increase in the intensity ratio of E_g/A_{1g} (Figure 2a).^[50] The wafer-scale Raman mapping analysis indicated that the PtSe₂ has been uniformly prepared on the entire wafer with a thickness of 4.2 nm PtSe₂ (Figure 2b), as well as the other three wafers with different thicknesses (Figure S8, Supporting Information). Statistical analysis on ≈ 300 spectra indicated the average separation between the E_g and A_{1g} modes is 28.68 cm⁻¹ with a standard deviation of 0.23 cm⁻¹ (Figure 2b inset), fitting a normal distribution. Importantly, negligible changes were




Figure 1. Overview of wafer-scale $PtSe_2$ synthesis. a) Schematic illustration of low-temperature growth by TAC method. b) Optical image of ≈ 1 -inch $PtSe_2$ synthesized on 2-inch SiO_2/Si substrate. The university logo is used with permission. Copyright 2025, Southeast University. c) Roughness modulation of Pt seed layer to achieve higher σ_{2D} of the as-grown $PtSe_2$. d) Comparison of four typical methods for $PtSe_2$ preparation in terms of scalability (mm^2), repeatability (relative standard deviation of thickness in batches, %), rate (hour/batch), quality (crystalline), and costs (normalized).




Figure 2. Structure characterization of as-grown $PtSe_2$ of 200 °C seed layer. a) Raman spectra of $PtSe_2$ of four different thicknesses. b) Raman mapping of the E_g peak intensity to confirm the uniformity of the 4.2 nm $PtSe_2$ wafer. Scale bar, 5 mm. Inset, statistical distributions of the average separation between the E_g and A_{1g} from the mapping zone. c, d) XPS spectra of Pt 4f and Se 3d core levels of wafer-scale $PtSe_2$ on SiO_2/Si . e) EDS analysis of the as-grown $PtSe_2$. f) High-resolution TEM images of one $PtSe_2$ grain. Scale bar, 3 nm. The inset is the corresponding fast Fourier transformation (FFT) image. g) The corresponding IFFT image. Scale bar, 3 nm. h) The intensity line profile for the orange arrow of Pt and Se columns.

observed from the Raman mapping analysis of samples prepared from different batches. (Figure S8, Supporting Information). In X-ray photoelectron spectroscopy (XPS) spectra, the core-level peaks of Pt 4f at ≈ 73.56 and ≈ 76.86 eV were assigned to the doublet $4f_{7/2}$ and $4f_{5/2}$ (Figure 2c), which were ≈ 54.89 and ≈ 55.82 eV for Se $3d_{5/2}$ and Se $3d_{3/2}$ (Figure 2d). The Pt:Se atomic ratio was 1:1.86, which implied the Se vacancy in the material. A high-resolution transmission electron microscope (HRTEM) was applied to investigate the lattice structure of PtSe₂. The energy dispersive spectroscopy (EDS) clearly indicated a Pt:Se ratio of 1:1.8 in the as-fabricated nanosheet, which matched the XPS result (Figure 2e). Figure 2f demonstrates a decent six-fold hexagonal geometry of one individual grain by the fast Fourier transform (FFT). In the inverse FFT, the lattice spacings of 1.87 and 3.26 Å corresponded to the (110) and (100) planes of the 1T PtSe₂ (Figure 2g). The intensity profile (blue) along the length profile (orange arrow) was shown in Figure 2h, the lattice constant of Pt–Pt was 3.73 Å, which was consistent with the standard crystal model of PtSe₂. Based on the above characterization, we have confirmed the high-quality channels for further device fabrication.

2.2. 2D PtSe₂ FETs with High Hole-Mobility

The as-grown PtSe₂ with different thicknesses (4.2 nm, 2.8 nm, 2.2 nm, 1.5 nm) was used to fabricate back-gated FET arrays on Al₂O₃ (20 nm)/Si substrates (Figure 3a). TAC facilitated the direct channeling of PtSe₂ via a pre-patterned seed layer, thereby avoiding material damage by etching processes such as reactive ion etching (RIE). The cross-sectional HR-TEM of 2D PtSe₂ on Al₂O₃ dielectric was demonstrated in Figure 3b, which exhibited a clear 4-layer PtSe₂ structure and clean vdW interface. The thickness of the 4-layer PtSe₂ was also verified by AFM (Figure S9, Supporting Information). The high-angle annular dark-field scanning transmission electron microscopy (HAADF-STEM) image further indicated its 1T phase and vdW gaps of ≈ 0.51 nm, as marked in Figure 3c. The Cross-section HAADF-STEM image indicated the decent metal-semiconductor-dielectric interface of the device. And the EDS mapping for Pd, Pt, Se, Al, Si, and O was extracted to demonstrate the elemental distribution in PtSe₂ FETs (Figure S10, Supporting Information). These atomically clean interfaces enabled efficient carrier transport in the device.

The as-fabricated 2D PtSe₂ FET arrays demonstrated high hole-mobility and small device-to-device variation via medium- κ dielectric. The transfer characteristics of four PtSe₂ transistors at 300K were demonstrated in Figure 3d–g, which all featured the typical p-type transport behavior. The field-effect mobility (μ_{FE}) was extracted in the linear region of the transfer curve; the mobility versus V_g is demonstrated in Figure S11 (Supporting Information). The output curves under V_g from -5 to 5 V were also shown in Figure S12 (Supporting Information). The favorable work function matching between intrinsic 4.2 nm PtSe₂ and Pd electrodes endowed all output curves with decent linearity under the entire V_g region. The contact resistance (R_c) of the 4.2 nm PtSe₂ FET was calculated to be $59 \text{ k}\Omega\cdot\mu\text{m}$ by the TLM method (Figure S13, Supporting Information), which was a decent value for polycrystalline PtSe₂ contact (Figure S14, Supporting Information).^[24,51–55] The R_c versus thickness of the TLM de-

vices was plotted in Figure S15 (Supporting Information). The p-type behavior was independent of the choice of the contact metal (Figure S16, Supporting Information) in TAC-synthesized PtSe₂, which originated from its intrinsic high hole density. For other thicknesses, with the gate voltage approaching the on-state bias, the enhanced carrier concentration enabled a better contact at the Pd–PtSe₂ interface. Figure 3h–k plotted the $5 \times 5 \mu_{FE}$ mappings of four thickness arrays, and the statistical analysis was also exhibited in Figure 3m. The small device-to-device variation could be observed in all arrays, which indicated a decent uniformity of the as-fabricated arrays. The average mobility with standard deviation of $15.4 \pm 4.6 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ and a highest mobility value of $36.5 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ were obtained in the transistor with 4.2 nm PtSe₂. The statistical analysis of the On/off ratio and on-state current density (I_{on}) was also demonstrated in Figure 3n,p. The FETs of thicker channel featured reduced On/Off ratio and enhanced I_{on} resulting from the layer-dependent bandgap property in layered PtSe₂. According to theoretical investigation, the On/Off ratio of PtSe₂ was less than 10^2 with a thickness ranging above 3 nm, whereas a high On/Off ratio exceeding 10^5 could be achieved with a thickness below 2 nm. The contact resistance was another factor in limiting the On/Off ratio, which could be further improved by optimization via van der Waals contact or homojunction contact strategies.^[51,52] To further evaluate the device, we benchmarked the mobility with other existing PtSe₂ FETs. Figure 3q demonstrated μ_{FE} at 300K versus thickness for PtSe₂ FETs synthesized in various methods.^[24,34,35,39–41,52,56,57,62] Our devices showed the highest mobility within the PtSe₂ synthesized by TAC, which were compatible with the CVD method and, importantly, avoided the drawbacks from the CVD approach, such as low reproducibility and poor uniformity. The exceptional features from the TAC approach, such as lower temperature (400 °C) and faster growth (<50 min), also promise TAC-PtSe₂ as a candidate for BEOL integration in the future COMS-related industry.

2.3. Visualized Dielectric Screening Tailored for 2D PtSe₂

The interfacial effect resulting from the different κ -value dielectrics exerted a pronounced influence on hole transport in 2D PtSe₂. We systematically screened four dielectrics (SiO₂, SiN_x, Al₂O₃, and HfO₂) of 20 nm to investigate this effect. AFM images showed a uniform and clean surface with a low roughness of < 0.5 nm on all substrates (Figure S17, Supporting Information), which ensured the flatness quality in the transferred PtSe₂. The breakdown characteristics of four back-gated dielectrics also demonstrated their good quality (Figure S18, Supporting Information). The effective capacitance of four dielectric layers was measured via a sandwich structure (Au/dielectric/Si). The capacitance showed negligible variation with the frequency, so we take the 1 kHz oxide capacitance as its low-frequency capacitance to obtain the dielectric constant (Figure S19, Supporting Information). Figure 4a demonstrated the statistical mobility data from 200 PtSe₂ back-gated FETs on four dielectrics with the same $L_{ch} = 2 \mu\text{m}$ at 300K. The average μ_{FE} of 4 nm PtSe₂/Al₂O₃ device was enhanced $\approx 400\%$ compared to that of the PtSe₂/SiO₂, and was even 210% for high- κ HfO₂ (Figure S20, Supporting Information). The PtSe₂/Al₂O₃ and PtSe₂/SiN_x devices exhibited a comparable statistical On/Off ratio shown in Figure 4b. And the devices




Figure 3. a) Optical image of transistor array on $\text{Al}_2\text{O}_3/\text{Si}$ substrate. Scale bar, 125 μm . Inset, a single PtSe_2 FET marked PtSe_2 channel. $L_{\text{ch}} = 2 \mu\text{m}$, $W_{\text{ch}} = 50 \mu\text{m}$. b) Cross-sectional HR-TEM images of 2D PtSe_2 FET. Scale bar, 10 nm. c) Atomic-resolution cross-sectional HAADF-STEM of the PtSe_2 on Al_2O_3 dielectrics. Scale bar, 1 nm. d–g) Transfer characteristics of 25 FETs PtSe_2 from the arrays, $V_d = 0.1 \text{ V}$. The solid line is the best-performing device. And the shadow is the transfer curves region of the other 24 FETs in the array. (d) 4.2 nm. (e) 2.8 nm. (f) 2.2 nm. (g) 1.5 nm. h–k) Field-effect mobility (μ_{FE}) mappings of 5×5 pixels extracted from the transfer curves of four PtSe_2 . l) Boxplots of mobility of four PtSe_2 transistor arrays. m) Boxplots of On/Off ratio of transistor arrays. n) Boxplots of I_{on} of transistor arrays with $V_d = 1 \text{ V}$. o) Boxplots of μ_{FE} versus thickness with p-type and n-type PtSe_2 synthesized in various methods. [24,34,35,39–41,52,56,57,62]




Figure 4. a) Statistical graph of mobility from 200 transistors of 4 nm PtSe₂ on four dielectrics. purple, green, blue and orange denoted SiO₂, SiN_x, Al₂O₃, and HfO₂, respectively. b) The boxplot statistics and Gaussian fitting On/Off ratio data extracted from the transfer curves of PtSe₂ FETs. c) μ_{FE} of four FETs as a function of n_{hole} . d) Transfer curves of PtSe₂ on Al₂O₃ at 150, 125, 115, 100, and 77 K. Inset, anomalous I_d degradation at high V_g . e) Cross-sectional HAADF image of PtSe₂-Al₂O₃ interface to perform EELS spectra. Scale bar, 2 nm. f) The mapping of atomic resolution EELS spectra across the interface depth. g) Depth-dependent energy loss profile of Pt N₆.

on PtSe₂/SiN_x also outperformed compared to PtSe₂/SiO₂ and PtSe₂/HfO₂ devices. It implied that, different from most TMDs materials such as MoS₂, the mobility enhancement in PtSe₂ required an optimized κ value, but not necessarily to be ultrahigh.

We further investigated the inherent threshold of high- κ tailored for 2D PtSe₂ by analyzing the μ_{FE} versus n_{hole} in FETs (Figure 4c). The n_{hole} induced by electrostatic gating was estimated by assuming a simple linear charge dependence on the gate voltage overdrive, calculated as $n_{2D} = C_{ox}|V_{gs} - V_{th}|/q$. The μ_{FE} exhibited an initial rising interval followed by a subsequent decreasing initial as n_{hole} increased, which was attributed to the competition between Coulomb impurities (CI) scattering and

surface optical phonons (SO) scattering. In the rising interval, the carrier mobility was dominantly limited by CIs at the PtSe₂-dielectric interface. In CI scattering, the higher κ value induced a higher n_{hole} at the same V_g , which effectively screened the interface charges and consequently enhanced the device mobility. However, when the κ value further increased, the SO scattering became dominant due to the low characteristic phonon frequency of HfO₂ and the large difference between its optical and static dielectric response. The screening effect failed to counteract the enhanced SO phonon scattering, which led to the degradation of device mobility. We performed temperature-dependent transfer curves of the PtSe₂ transistor with an Al₂O₃ dielectric layer

to further clarify the competitive interplay between two scatterings (Figure 4d). Mobility degradation was observed in the transfer curves within the high carrier density region at 100 to 125 K, where I_d reversal even appeared near $V_g \approx -8.5$ V. Due to the high concentration of CIs in TAC PtSe₂, the screening effect dominated the transport beyond 160 K. However, the temperature-dependent screening became less effective as it decreased to ≈ 125 K, while the SO phonons were not yet fully suppressed. Therefore, the SO scattering could dominate the performance degradation at high carrier density in the 100 to 125 K region. When the temperature further decreased to 77 K, thermally populated optical phonons became negligible, and CI scattering re-emerged as a major factor.

Electron energy loss spectroscopy (EELS) was performed to further investigate the scattering in the 2D PtSe₂-dielectric interface at room temperature. Figure 4e shows the cross-sectional HAADF STEM image of the selected region at the PtSe₂-Al₂O₃ interface for EELS spectra. The mapping of atomic resolved EELS spectra demonstrated the clear variation of Se M_{4,5} (≈ 57 eV) and Pt N₆ (≈ 77 eV) with the depth gradient, which agreed with the previous report.^[58] In terms of the Se, a slight redshift was observed at the Se M_{4,5} edge, which might originate from the oxidation state and Se vacancies in 2D PtSe₂.^[59] And this redshift was suppressed with proximity to the Al₂O₃ interface (depth 3 to 4.5 nm), potentially attributing to efficient screening of CI charge centers (mentioned above) by high- κ dielectric. Moreover, the EELS data of Pt N₆ verified a depth-dependent gradient with a higher intensity at the PtSe₂-Al₂O₃ interface, which might be attributed to the severe carrier scattering near the dielectric interface (Figure 4f). As EELS was plotted via inelastic electron energy loss, these intensity variations were likely related to differential contributions from SO scattering (also inelastic). It was interesting to note that the peak at ≈ 79 eV (Figure 4g) started to appear at ≈ 4 nm, which is attributed to the Al-L_{2,3} edge, with the peak intensity increasing with the depth going further to the Al₂O₃ region.^[60] This EELS-assisted technique for indirect visualization of scattering in 2D materials promises its potential in layer-dependent transport investigation.

2.4. Optimal Dielectric Interface for PtSe₂ RF Transistor Operating at GHz

RF transistors were fabricated with a top gate or buried gate, thus, the investigation of carrier transport in the dielectric-PtSe₂-dielectric structure was important for high-frequency applications. Therefore, dual-gated 2D PtSe₂ FETs were fabricated to further investigate two scattering mechanisms in this sandwich interface. The high- κ Al₂O₃ and HfO₂ of 20 nm were chosen to be the top-gate oxide. In order to avoid the damage to the PtSe₂ channel during high temperature ALD process, we reduced the deposition temperature (100 °C) and growth rate of the dielectric, which were verified by the unchanged peak position and full width at half maximum (FWHM) of E_g and A_{1g} modes in Raman spectra after dielectric deposition (Figure S21 and Table S2, Supporting Information)^[61] At the same time, we fabricated Al₂O₃ self-aligned top-gated structure which was natural oxidized by the 3 nm evaporated Al. The back-gated dielectric was 300 nm SiO₂ on high-resistivity silicon. Compared to the back-gated

structure, the dual-gated FETs exhibited ambipolar transport behavior, which was first observed in TAC PtSe₂-FETs at room temperature (Figure 5a). However, SO scattering in the dual-gated device further exacerbated the hole-dominated μ_{FE} and I_{on} . The transistor of natural oxidized Al₂O₃ dielectric demonstrated the highest hole-mobility of 10.5 cm²V⁻¹s⁻¹ comparable to the back-gated devices, while the ALD Al₂O₃ devices were only 6.8 cm²V⁻¹s⁻¹. This degradation was more severe in HfO₂ devices with a higher κ value, whose mobility was only 20% of natural oxidized Al₂O₃ devices (Figure 5b). Comparing the three top-gated dielectrics, the naturally oxidized Al₂O₃ had the lowest κ value. This implied that in a dual-gated sandwich structure, the scattering from the top interface and the back interface had to be taken into account. Since the back and top dielectrics were connected in parallel, the κ value of the dual-gated structure could be simplified as $\kappa_{sum} = \kappa_{top} + \kappa_{back}$, and the κ_{sum} of all devices was demonstrated in Table S3 (Supporting Information). Similar to back-gated devices, an optimal interval of the κ_{sum} was also applicable to dual-gated devices. Higher- κ dielectrics with lower phonon frequencies led to more severe SO scattering, and their recessionary effect on carrier transport was greater than the screening enhancement of CIs (Figure 5c). Overall, on the basis of using a suitable κ value of Al₂O₃ for the back gate, the κ_{sum} of the dual-gated dielectric layer also needs to be screened (≈ 10) to better trade off the further aggravated SO scattering.

For p-PtSe₂, it featured high mobility and stability but limited on/off ratio (246 max in our work, Figure S22, Supporting Information), it was preferred for high-speed electronics operated under some harsh conditions. Based on the discussion of Figure 5, we have verified that Al₂O₃ was the most suitable dielectric for PtSe₂ dual-gated transistors to realize higher mobility. Therefore, the dual-gated RF transistor was fabricated on 4 nm PtSe₂ with a self-aligned Al₂O₃ dielectric naturally oxidized by Al (Figure 6a). The gate length and width were 2 and 10 μ m, respectively. The optical image exhibited the precise alignment of the gate structure to the source/drain area. And the overlap was avoided in our transistors to minimize gate to source (drain) capacitance. The output curves of GSG transistors showed linear behavior at various top gate bias voltages, suggesting that decent contact was formed between PtSe₂ and electrodes (Figure S23, Supporting Information). The transfer curves demonstrated the highest transconductance of 5.3 μ S at ≈ 2.8 V, and the hole-mobility was extracted to be 10.0 cm²V⁻¹s⁻¹. The transconductance exhibited a non-monotonic behavior versus bias, which might originate from the defect-trapped charges within the naturally oxidized dielectric (Figure 6b). The RF characterizations were performed at $V_{gs} = 3$ V and $V_{ds} = 1$ V. The cut-off frequency f_T was defined as the frequency at which short-circuit current gain was unity. As shown in Figure 6c, the extrinsic cut-off frequency (f_T) derived from the $|h_{21}|$ gain was ≈ 0.1 GHz. Figure 6d showed the unilateral power gain versus frequency with an extrinsic maximum oscillation frequency (f_{max}) of 0.3 GHz, which was the highest value for PtSe₂ as reported. The self-aligned Al₂O₃/Al top gate structurally avoided contact with the source/drain electrodes, while its appropriate κ -value effectively prevented excessive parasitic capacitance. We attributed the realization of GHz-range frequencies in TAC polycrystalline PtSe₂ to the synergistic enhancement of material quality and optimized gate dielectric interface engineering. Table S4 (Supporting Information) demonstrates the




Figure 5. a) Transfer curves of dual-gated PtSe₂ FETs with Al₂O₃ and HfO₂ dielectrics. b) Statistical graph of mobility and On/Off ratio of dual-gated FETs. c) CI and SO scattering in PtSe₂-dielectric interface.

structural parameters of typical TMDs-based RF transistors and their DC and normalized RF characteristics based on the gate length.^[10,62–64] The channel length of the PtSe₂ RF transistor designed in this work was 2 μ m; it was expected that the operating frequency would be significantly improved by scaling down to sub-100 nm. To the best of our knowledge, this represented the pioneering work on the RF performance of existing p-TMDs, demonstrating remarkable potential to rival that of their n-type counterparts. Based on the screened dielectric-semiconductor interface in our work, further optimization of the contact resistance and device architecture is expected to extend the PtSe₂ RF frequency beyond the GHz regime. Importantly, the distinguished bandgap tunability and BEOL integration compatibility of PtSe₂

promise its potential for future highly integrated communication circuits.

3. Conclusion

This work revealed an effective dielectric-screening strategy to enhance the carrier mobility and RF performance of p-type 2D PtSe₂ transistors for high-speed wireless communication. It set a record hole mobility at 36.5 cm²V⁻¹s⁻¹ for the synthesized p-PtSe₂, outperforming other existing literature reports. Different from n-type TMDs transistors that pursue high- κ dielectrics for better CI screening, the p-type PtSe₂ transistor would encounter an κ value threshold due to the severe SO scattering.




Figure 6. a) Schematic illustration of PtSe₂ RF transistor. S, source, D drain, G gate. Insert, the optical images of the PtSe₂ RF transistor with GSG structure. Scale bar, 50 μ m. b) DC electrical characterization of PtSe₂ RF transistor. I_{ds} and g_m versus top gate voltage. $V_d = 0.1$ V c) Small-signal current gain $|h_{21}|$ versus frequency for a device with a gate length of 2 μ m. The extrinsic cut-off frequency (f_T) was 0.1 GHz. d) Extrinsic maximum oscillation frequency (f_{max}) of 0.3 GHz.

We indirectly visualized the two scatterings via atomic-resolution EELS and revealed their competitive mechanism in temperature-dependent transport. Through rational engineering of the top/back dielectrics, our self-aligned PtSe₂ RF transistor yielded a cut-off frequency in the gigahertz regime. Moreover, this work demonstrated ambipolar transistors fabricated from large-area synthesized PtSe₂ films in a top-gated configuration, operating at room temperature, among the first reported for this material. Our work thus addressed a critical gap in the development of 2D semiconductors for ambipolar RF device integration, paving the way for future high-frequency wireless communication applications.

4. Experimental Section

Low-Temperature Synthesis of 2D PtSe₂: The large-area PtSe₂ layers were grown on the SiO₂/Si substrate by the low-temperature TAC process. First, Pt seed layers with specific thickness were deposited at a rate of 0.01 Å s⁻¹ using an Electron Beam Evaporation system (VZS-600pro). During the deposition process, substrate heating (100–300 °C) and rotation (10 r min⁻¹) were performed to ensure uniformity of the seed layer. Then, the Se powder (> 99.999%, Aladin) and Pt-coated substrates were placed in the upstream side and the middle zone of the tube furnace (TF55035C-1), respectively. The chamber was evacuated to 37 mTorr and purged with argon (Ar) flow to remove the moisture and impurities. After that, the furnace was raised to 400 °C and kept the temperature constant for 50 min with a carrier flow of 135 sccm Ar and 15 sccm H₂. The p-type PtSe₂ could be obtained as the furnace was slowly cooled to room temperature.

Raman, XPS, TEM, and AFM Characterizations: Raman spectroscopy was performed with 532 nm laser excitation. The incident laser power was 1 mW, and the exposure time was 10 s with 10 accumulations (WITec Alpha 300R system). X-ray photoelectron spectroscopy (XPS) was performed to confirm the chemical composition of grown PtSe₂ (Thermo Fisher platform, Hemo Scientific K-Alpha). TEM and HRTEM were performed in a Talos F200X microscope with an acceleration voltage of 200 kV. The samples for TEM were transferred from SiO₂/Si substrate onto a carbon/copper grid via a polymethyl methacrylate-assisted (PMMA 950 A4) wet transfer method. Cross-section STEM samples were fabricated by a Ga-focused-ion-beam (FIB) system (Thermo Scientific Scios 2). A carbon protection layer was deposited before the FIB process, followed by the etching step to form a lamella with a 0.1 to 7 nA Ga ion beam. Cross-section STEM (JEOL ARM 200F) was performed with an acceleration voltage of 200 kV. EELS spectra were performed by the Gatan Quantum 1077 dual EELS system attached to the STEM with an energy resolution of 0.05 eV in a 0.15 eV/ channel energy dispersion. The thickness of as-grown PtSe₂ and the morphology of dielectrics were characterized by an Atomic Force Microscope (AFM) system (Dimension ICON).

Fabrication of PtSe₂ Field-Effect-Transistors: The as-grown PtSe₂ were transferred from the same sacrificial substrates to different dielectrics (SiO₂/Si, Al₂O₃/Si, HfO₂/Si, SiN_x/Si) by a PMMA-assisted wet etching process to ensure the consistency of the channel quality. For back-gated PtSe₂ FETs, source and drain electrodes were patterned by electron beam lithography (EBL) followed by 50 nm Pd deposition via VZS-600pro electron beam evaporation (EBE) system. The top-gated FETs continued to grow 20 nm top dielectrics by Atomic Layer Deposition (Picosun R-200 Standard) at a low temperature of 100 °C to avoid damage to materials. For dielectric constant measurement, the dielectrics were deposited on a Si substrate, followed by the patterned top Au electrodes with a metal mask to form a sandwich structure. For RF transistors of GSG structure, a 3 nm Al seed layer was deposited by EBE and oxidized naturally for 5 min. Then continued to deposit 50 nm Al to form the top gate.

DC Electrical and RF Characterization: DC Electrical measurements of FETs were carried out in a probe station (EPS 150 Triax) connecting with a semiconductor analyzer (Keysight B1500A), placed in an ultra-

clean room at 300 K, and within a magnetically shielded environment. Temperature-dependent DC properties were performed in Lake Shore CRX-4K with Keysight B1500A under vacuum. The RF electrical measurements were performed in an RF probe platform with Vector Network Analyzers (Keysight N5227B) at 300K. Before each measurement, the samples/devices were all degassed at 100 °C under vacuum to remove moisture and contamination from air.

Statistical Analysis: Data pre-processing was performed for statistical testing, including transformation, normalization, and evaluation of outliers. The statistical data were presented as the mean ± standard deviation. The sample size (n) for each experiment was stated in the corresponding section and figure legend. All statistical analyses were conducted using OriginPro 2018 (OriginLab).

Supporting Information

Supporting Information is available from the Wiley Online Library or from the author.

Acknowledgements

Z.W. and Y.W. contributed equally to this work. This work was supported by the National Key R&D Program of China (2022YFB4400100), National Natural Science Foundation of China (T2321002, 92164102), and the Jiangsu Province Key Research and Development Program (BE2023009-3). The work was also supported by the Southeast University New Faculty Research Start-up Fund (4012002408) and the National College Students Research Training Project (202510286090) of Southeast University.

Conflict of Interest

The authors declare no conflict of interest.

Data Availability Statement

The data that support the findings of this study are available from the corresponding author upon reasonable request.

Keywords

2D PtSe₂, dielectric screening, multifunctional devices, semiconductor-dielectric interface, wireless communication

Received: August 15, 2025
Revised: October 30, 2025
Published online: November 13, 2025

- [1] M. Ao, X. Zhou, X. Kong, S. Gou, S. Chen, X. Dong, Y. Zhu, Q. Sun, Z. Zhang, J. Zhang, Q. Zhang, Y. Hu, C. Sheng, K. Wang, S. Wang, J. Wan, J. Han, W. Bao, P. Zhou, *Nature* **2025**, 640, 654.
- [2] S. Ghosh, Y. Zheng, M. Rafiq, H. Ravichandran, Y. Sun, C. Chen, M. Goswami, N. U. Sakib, M. U. K. Sadaf, A. Pannone, S. Ray, J. M. Redwing, Y. Yang, S. Sahay, S. Das, *Nature* **2025**, 642, 327.
- [3] K. Zhu, C. Wen, A. A. Aljarb, F. Xue, X. Xu, V. Tung, X. Zhang, H. N. Alshareef, M. Lanza, *Nat. Electron.* **2021**, 4, 775.
- [4] C. D. English, K. K. H. Smithe, R. L. Xu, E. Pop, in *2016 IEEE Int. Electron Devices Meeting (IEDM)*, IEEE, San Francisco, CA, USA **2016**, pp. 5.6.1–5.6.4.

- [5] J. Jiang, L. Xu, C. Qiu, L.-M. Peng, *Nature* **2023**, 616, 470.
- [6] P.-C. Shen, C. Su, Y. Lin, A.-S. Chou, C.-C. Cheng, J.-H. Park, M.-H. Chiu, A.-Y. Lu, H.-L. Tang, M. M. Tavakoli, G. Pitner, X. Ji, Z. Cai, N. Mao, J. Wang, V. Tung, J. Li, J. Bokor, A. Zettl, C.-I. Wu, T. Palacios, L.-J. Li, J. Kong, *Nature* **2021**, 593, 211.
- [7] W. Li, X. Gong, Z. Yu, L. Ma, W. Sun, S. Gao, Ç. Koroğlu, W. Wang, L. Liu, T. Li, H. Ning, D. Fan, Y. Xu, X. Tu, T. Xu, L. Sun, W. Wang, J. Lu, Z. Ni, J. Li, X. Duan, P. Wang, Y. Nie, H. Qiu, Y. Shi, E. Pop, J. Wang, X. Wang, *Nature* **2023**, 613, 274.
- [8] G. Jin, C.-S. Lee, O. F. N. Okello, S.-H. Lee, M. Y. Park, S. Cha, S.-Y. Seo, G. Moon, S. Y. Min, D.-H. Yang, C. Han, H. Ahn, J. Lee, H. Choi, J. Kim, S.-Y. Choi, M.-H. Jo, *Nat. Nanotechnol.* **2021**, 16, 1092.
- [9] R. Wu, H. Zhang, H. Ma, B. Zhao, W. Li, Y. Chen, J. Liu, J. Liang, Q. Qin, W. Qi, L. Chen, J. Li, B. Li, X. Duan, *Chem. Rev.* **2024**, 124, 10112.
- [10] Q. Gao, Z. Zhang, X. Xu, J. Song, X. Li, Y. Wu, *Nat. Commun.* **2018**, 9, 4778.
- [11] M. Kim, G. Ducournau, S. Skrzypczak, S. J. Yang, P. Szriftgiser, N. Wainstein, K. Stern, H. Happy, E. Yalon, E. Pallecchi, D. Akinwande, *Nat. Electron.* **2022**, 5, 367.
- [12] X. Zhang, J. Grajal, J. L. Vazquez-Roy, U. Radhakrishna, X. Wang, W. Chern, L. Zhou, Y. Lin, P.-C. Shen, X. Ji, X. Ling, A. Zubair, Y. Zhang, H. Wang, M. Dubey, J. Kong, M. Dresselhaus, T. Palacios, *Nature* **2019**, 566, 368.
- [13] A. Oberoi, Y. Han, S. P. Stepanoff, A. Pannone, Y. Sun, Y.-C. Lin, C. Chen, J. R. Shallenberger, D. Zhou, M. Terrones, J. M. Redwing, J. A. Robinson, D. E. Wolfe, Y. Yang, S. Das, *ACS Nano* **2023**, 17, 19709.
- [14] G. Murastov, M. A. Aslam, S. Leitner, V. Tkachuk, I. Plutnarová, E. Pavlica, R. D. Rodriguez, Z. Sofer, A. Matković, *Nanomaterials* **2024**, 14, 481.
- [15] Y. Pan, T. Jian, P. Gu, Y. Song, Q. Wang, B. Han, Y. Ran, Z. Pan, Y. Li, W. Xu, P. Gao, C. Zhang, J. He, X. Xu, Y. Ye, *Nat. Commun.* **2024**, 15, 9631.
- [16] S. Zeng, C. Liu, P. Zhou, *Nat. Rev. Electr. Eng.* **2024**, 1, 335.
- [17] Y. Xiong, D. Xu, Y. Feng, G. Zhang, P. Lin, X. Chen, *Adv. Mater.* **2023**, 35, 2206939.
- [18] X. Jia, Z. Cheng, B. Han, X. Cheng, Q. Wang, Y. Ran, W. Xu, Y. Li, P. Gao, L. Dai, *Small* **2023**, 19, 2207927.
- [19] J. Cai, Z. Sun, P. Wu, R. Tripathi, H.-Y. Lan, J. Kong, Z. Chen, J. Appenzeller, *Nano Lett.* **2023**, 23, 10939.
- [20] S. J. Yang, K.-T. Park, J. Im, S. Hong, Y. Lee, B.-W. Min, K. Kim, S. Im, *Nat. Commun.* **2020**, 11, 1574.
- [21] T. Wu, L. Zhu, X. Dong, H. Qiu, Z. Xu, T. Yan, X. Liu, J. Zhou, H. Ying, Z. Wu, W. Bao, S. Ma, P. Zhou, *Nat. Electron.* **2025**, 8, 1.
- [22] S. Nisar, G. Dastgeer, Z. M. Shazad, M. W. Zulfiqar, A. Rasheed, M. Z. Iqbal, K. Hussain, I. Rabani, D. Kim, A. Irfan, A. R. Chaudhry, *Adv. Sci.* **2024**, 11, 2401386.
- [23] Z. Wang, Y. Wu, C. Zhao, X. Zhang, Z. Zhou, T. Xu, B. Yu, J. Hu, Y. Jia, L. Sun, W. Li, W. Lu, D. Akinwande, L. Tao, In *2024 IEEE Int. Electron Devices Meeting (IEDM)*, IEEE, San Francisco, CA, USA **2024**, pp. 1–4.
- [24] H. Xu, H. Zhang, Y. Liu, S. Zhang, Y. Sun, Z. Guo, Y. Sheng, X. Wang, C. Luo, X. Wu, J. Wang, W. Hu, Z. Xu, Q. Sun, P. Zhou, J. Shi, Z. Sun, D. W. Zhang, W. Bao, *Adv. Funct. Mater.* **2019**, 29, 1805614.
- [25] Z. Wang, X. Jing, S. Duan, C. Liu, D. Kang, X. Xu, J. Chen, Y. Xia, B. Chang, C. Zhao, B. Zhu, T. Xu, H. Lin, W. Lu, Y. Ren, L. Sun, J. Wu, L. Tao, *ACS Nano* **2023**, 17, 11557.
- [26] X. Yu, P. Yu, D. Wu, B. Singh, Q. Zeng, H. Lin, W. Zhou, J. Lin, K. Suenaga, Z. Liu, Q. J. Wang, *Nat. Commun.* **2018**, 9, 1545.
- [27] Y. Wang, Z. Yu, Y. Tong, B. Sun, Z. Zhang, J.-B. Xu, X. Sun, H. K. Tsang, *Appl. Phys. Lett.* **2020**, 116, 211101.
- [28] W. Niu, S. Pakhira, G. Cheng, F. Zhao, N. Yao, J. L. Mendoza-Cortes, B. E. Koel, *Nat. Mater.* **2024**, 23, 1704.
- [29] G. Han, H. Choi, J. H. Kim, D. Kim, S. S. Han, H. Park, S. W. Lee, K. Kim, J. Kim, M. G. Kim, Y. Jung, H. Y. Kim, J. Y. Park, *Nat. Commun.* **2025**, 16, 6139.
- [30] W. Zhang, Z. Huang, W. Zhang, Y. Li, *Nano Res.* **2014**, 7, 1731.
- [31] S. Ahmed, J. Yi, *Nano-Micro Lett.* **2017**, 9, 50.
- [32] A. Ciarrocchi, A. Avsar, D. Ovchinnikov, A. Kis, *Nat. Commun.* **2018**, 9, 919.
- [33] J. Ahn, I. Hong, G. Lee, H. Shin, A. Benali, Y. Kwon, J. T. Krogel, *Npj 2D Mater. Appl.* **2025**, 9, 34.
- [34] Y. Zhao, J. Qiao, Z. Yu, P. Yu, K. Xu, S. P. Lau, W. Zhou, Z. Liu, X. Wang, W. Ji, Y. Chai, *Adv. Mater.* **2017**, 29, 1604230.
- [35] M. Gyeon, J. E. Seo, S. Oh, G. Noh, C. Lee, M. Choi, S. Kwon, T. S. Kim, H. Y. Jeong, S. Song, J. Chang, K. Kang, *ACS Nano* **2024**, 18, 33977.
- [36] M. Prechtel, S. Parhizkar, O. Hartwig, K. Lee, J. Biba, T. Stimpel-Lindner, F. Gity, A. Schels, J. Bolten, S. Suckow, A. L. Giesecke, M. C. Lemme, G. S. Duesberg, *Adv. Funct. Mater.* **2021**, 31, 2103936.
- [37] Q. Cheng, J. Pang, D. Sun, J. Wang, S. Zhang, F. Liu, Y. Chen, R. Yang, N. Liang, X. Lu, Y. Ji, J. Wang, C. Zhang, Y. Sang, H. Liu, W. Zhou, *InfoMat* **2020**, 2, 656.
- [38] C. Yim, V. Passi, M. C. Lemme, G. S. Duesberg, C. Ó Coileáin, E. Pallecchi, D. Fadil, N. McEvoy, *Npj 2D Mater. Appl.* **2018**, 2, 5.
- [39] M. A. Aslam, S. Leitner, S. Tyagi, A. Provias, V. Tkachuk, E. Pavlica, M. Dienstleder, D. Knez, K. Watanabe, T. Taniguchi, D. Yan, Y. Shi, T. Knobloch, M. Waltl, U. Schwingenschlögl, T. Grasser, A. Matković, *Nano Lett.* **2024**, 24, 6529.
- [40] W. Jiang, X. Wang, Y. Chen, G. Wu, K. Ba, N. Xuan, Y. Sun, P. Gong, J. Bao, H. Shen, T. Lin, X. Meng, J. Wang, Z. Sun, *InfoMat* **2019**, 1, 260.
- [41] S. Lukas, O. Hartwig, M. Prechtel, G. Capraro, J. Bolten, A. Meledin, J. Mayer, D. Neumaier, S. Kataria, G. S. Duesberg, M. C. Lemme, *Adv. Funct. Mater.* **2021**, 31, 2102929.
- [42] H. Ma, Q. Qian, B. Qin, Z. Wan, R. Wu, B. Zhao, H. Zhang, Z. Zhang, J. Li, Z. Zhang, B. Li, L. Wang, X. Duan, *Adv. Sci.* **2022**, 9, 2103507.
- [43] A. J. Yang, K. Han, K. Huang, C. Ye, W. Wen, R. Zhu, R. Zhu, J. Xu, T. Yu, P. Gao, Q. Xiong, X. R. Wang, *Nat. Electron.* **2022**, 5, 233.
- [44] C.-Y. Zhu, M.-R. Zhang, Q. Chen, L.-Q. Yue, R. Song, C. Wang, H.-Z. Li, F. Zhou, Y. Li, W. Zhao, L. Zhen, M. Si, J. Li, J. Wang, Y. Chai, C.-Y. Xu, J.-K. Qin, *Nat. Electron.* **2024**, 7, 1137.
- [45] K. Yi, W. Qin, Y. Huang, Y. Wu, S. Feng, Q. Fang, X. Cao, Y. Deng, C. Zhu, X. Zou, K.-W. Ang, T. Li, X. Wang, J. Lou, K. Lai, Z. Hu, Z. Zhang, Y. Dong, K. Kalantar-Zadeh, Z. Liu, *Nat. Electron.* **2024**, 7, 1126.
- [46] Z. Yu, Z.-Y. Ong, Y. Pan, Y. Cui, R. Xin, Y. Shi, B. Wang, Y. Wu, T. Chen, Y.-W. Zhang, G. Zhang, X. Wang, *Adv. Mater.* **2016**, 28, 547.
- [47] Z. Yu, Z.-Y. Ong, S. Li, J.-B. Xu, G. Zhang, Y.-W. Zhang, Y. Shi, X. Wang, *Adv. Funct. Mater.* **2017**, 27, 1604093.
- [48] Y. Zhang, J. Yu, R. Zhu, M. Wang, C. Tan, T. Tu, X. Zhou, C. Zhang, M. Yu, X. Gao, Y. Wang, H. Liu, P. Gao, K. Lai, H. Peng, *Nat. Electron.* **2022**, 5, 643.
- [49] Z. Lu, Y. Chen, W. Dang, L. Kong, Q. Tao, L. Ma, D. Lu, L. Liu, W. Li, Z. Li, X. Liu, Y. Wang, X. Duan, L. Liao, Y. Liu, *Nat. Commun.* **2023**, 14, 2340.
- [50] M. O'Brien, N. McEvoy, C. Motta, J.-Y. Zheng, N. C. Berner, J. Kotakoski, K. Elibol, T. J. Pennycook, J. C. Meyer, C. Yim, M. Abid, T. Hallam, J. F. Donegan, S. Sanvito, G. S. Duesberg, *2D Mater.* **2016**, 3, 021004.
- [51] S. S. Han, S. Sattar, D. Kireev, J.-C. Shin, T.-S. Bae, H. I. Ryu, J. Cao, A. K. Shum, J. H. Kim, C. M. Canali, D. Akinwande, G.-H. Lee, H.-S. Chung, Y. Jung, *Nano Lett.* **2024**, 24, 1891.
- [52] T. Das, E. Yang, J. E. Seo, J. H. Kim, E. Park, M. Kim, D. Seo, J. Y. Kwak, J. Chang, *ACS Appl. Mater. Interfaces* **2021**, 13, 1861.
- [53] C. Yim, K. Lee, N. McEvoy, M. O'Brien, S. Riazimehr, N. C. Berner, C. P. Cullen, J. Kotakoski, J. C. Meyer, M. C. Lemme, G. S. Duesberg, *ACS Nano* **2016**, 10, 9550.
- [54] Y.-H. Kim, M.-S. Kang, J. W. Choi, W.-Y. Lee, M.-J. Kim, N.-W. Park, Y.-G. Yoon, G.-S. Kim, S.-K. Lee, *Appl. Surf. Sci.* **2023**, 638, 158061.
- [55] W. Koczorowski, J. Raczynski, S. El-Ahmar, E. Nowak, M. Nowicki, M. Szybowicz, R. Czajka, *Mater. Sci. Semicond. Process.* **2023**, 167, 107814.

- [56] Z. Wang, Q. Li, F. Besenbacher, M. Dong, *Adv. Mater.* **2016**, *28*, 10224.
- [57] L. Ansari, S. Monaghan, N. McEvoy, C. Ó. Coileáin, C. P. Cullen, J. Lin, R. Siris, T. Stimpel-Lindner, K. F. Burke, G. Mirabelli, R. Duffy, E. Caruso, R. E. Nagle, G. S. Duesberg, P. K. Hurley, F. Gity, *Npj 2D Mater. Appl.* **2019**, *3*, 33.
- [58] J. Jo, J. H. Kim, C. H. Kim, J. Lee, D. Choe, I. Oh, S. Lee, Z. Lee, H. Jin, J.-W. Yoo, *Nat. Commun.* **2022**, *13*, 2759.
- [59] H. Tan, J. Verbeeck, A. Abakumov, G. Van Tendeloo, *Ultramicroscopy* **2012**, *116*, 24.
- [60] H. O. Ayoola, C.-H. Li, S. D. House, C. S. Bonifacio, K. Kisslinger, J. Jinschek, W. A. Saidi, J. C. Yang, *Ultramicroscopy* **2020**, *219*, 113127.
- [61] J.-S. Ko, S. Lee, R. K. A. Bennett, K. Schauble, M. Jaikissoo, K. Neilson, A. T. Hoang, A. J. Mannix, K. Kim, K. C. Saraswat, E. Pop, *Nano Lett.* **2025**, *25*, 2587.
- [62] L. Li, K. Xiong, R. J. Marstell, A. Madjar, N. C. Strandwitz, J. C. M. Hwang, N. McEvoy, J. B. McManus, G. S. Duesberg, A. Goritz, M. Wietstruck, M. Kaynak, *IEEE Trans. Electron Devices* **2018**, *65*, 4102.
- [63] R. Cheng, S. Jiang, Y. Chen, Y. Liu, N. Weiss, H.-C. Cheng, H. Wu, Y. Huang, X. Duan, *Nat. Commun.* **2014**, *5*, 5143.
- [64] K. Xiong, X. Zhang, L. Li, F. Zhang, B. Davis, A. Madjar, A. Goritz, M. Wietstruck, M. Kaynak, N. C. Strandwitz, M. Terrones, J. M. Redwing, J. C. M. Hwang, *IEEE Electron Device Lett.* **2020**, *41*, 1134.